

DC BIAS CONTROL CIRCUIT, OPTICAL RECEIVER, AND
DC BIAS CONTROL METHOD

BACKGROUND OF THE INVENTION

5 Field of the Invention

The present invention relates to a DC bias control circuit for, an optical receiver for, and a DC bias control method of reducing the amount of jitter in regenerated data.

Description of the Prior Art

10 Fig. 12 is a block diagram showing the structure of a prior art optical receiver disclosed in Japanese patent application publication (TOKKAIHEI) No. 11-284572. In the figure, reference numeral 1 denotes a light receiving element for converting an incoming optical signal into an electrical current
15 signal, reference numeral 2 denotes a preamplifier for converting the electrical current signal which flows through the light receiving element 1 into a voltage signal, reference numeral 3 denotes a capacitor for blocking a DC component of the voltage signal from the preamplifier 2 and for allowing an AC component
20 of the voltage signal to pass therethrough, and reference numeral 4 denotes a data regeneration and clock recovery circuit for reshaping and regenerating data from the AC component of the voltage signal which passes through the capacitor 3, and for recovering a clock from the AC component of the voltage signal.

25 In operation, the light receiving element 1 converts an incoming optical signal into an electrical current signal, and the preamplifier 2 then converts the electrical current signal which flows through the light receiving element 1 into a voltage signal and outputs the voltage signal. When the power of the
30 incoming optical signal grows, a distortion might be generated

in the output signal of the preamplifier 2 depending on the characteristics of the light receiving element 1 and the characteristics of the preamplifier 2, and therefore the level of a crossing point (or eye crossing) of an eye diagram of the signal input to the data regeneration and clock recovery circuit 4, at which the rising and falling edges of pulses included in the incoming signal cross each other, might be shifted from the DC level (i.e., the mean level of the incoming signal) upwardly or downwardly.

10 In general, the data regeneration and clock recovery circuit 4 receives a differential input, and the AC component of the voltage signal from the capacitor 3 to which a DC bias is applied is input to a normal-phase side of the data regeneration and clock recovery circuit 4 and a threshold voltage used for
15 determining whether the regenerated data is 0 or 1 is supplied to an opposite-phase side of the data regeneration and clock recovery circuit 4. The threshold voltage supplied to the opposite-phase side is equal to the DC bias applied to the normal-phase side.

20 Figs. 13A and 13B are diagrams each showing the waveforms of an incoming optical signal applied to and data regenerated by the data regeneration and clock recovery circuit 4. Fig. 13A shows a case where the input power of the optical signal has a normal level and no distortion is generated in the output
25 signal of the preamplifier 2, and Fig. 13B shows a case where the input power of the optical signal indicates has a large level and a distortion is generated in the output signal of the preamplifier 2.

As shown in Fig. 13A, when no distortion is generated in
30 the output signal of the preamplifier 2 and the output signal

has an excellent waveform, the waveform of the output signal can be symmetric with respect to the DC level and the level of the crossing point of the eye diagram of the output signal at which the rising and falling edges of the waveform cross each other corresponds to the mean level of the waveform. Therefore, since the crossing point thus corresponds to the threshold voltage, when a waveform 101 is input to the data regeneration and clock recovery circuit 4, the data regeneration and clock recovery circuit 4 regenerates data having a waveform 103, and when a waveform 102 is input, the data regeneration and clock recovery circuit 4 regenerates data having a waveform 104. As a result, the rising and falling edges of the regenerated data waveform 103 coincide with the falling and rising edges of the regenerated data waveform 104, respectively, and therefore no time difference Δt occurs between them and no jitter occurs in the regenerated data.

However, as shown in Fig. 13B, when a distortion is generated in the output signal of the preamplifier 2, if the crossing point of the eye diagram is shifted upwardly, the mean level of the waveform is increased and therefore the entire of the waveform is seemed to be lowered with respect to the DC level. The crossing point of the eye diagram might be shift downwardly according to the characteristic of the preamplifier 2 instead of being shifted upwardly as shown in Fig. 13B. In Fig. 13 B in which the crossing point of the eye diagram is shifted upwardly with respect to the threshold voltage, when a waveform 105 is input to the data regeneration and clock recovery circuit 4, the data regeneration and clock recovery circuit 4 regenerates data having a waveform 107, and when a waveform 106 is input, the data regeneration and clock recovery circuit 4 regenerates

data having a waveform 108. As a result, the rising and falling edges of the regenerated data waveform 107 do not coincide with the falling and rising edges of the regenerated data waveform 108, respectively, and therefore a time difference Δt occurs
5 between them and jitter occurs in the regenerated data.

A problem with the prior art optical receiver constructed as mentioned above is that when a distortion occurs in a signal input to the data regeneration and clock recovery circuit 4, and therefore the crossing point of an eye diagram of the input
10 signal at which the rising and falling edges of the input signal cross each other is shifted from the mean level of the input signal, jitter can occur in the regenerated data.

SUMMARY OF THE INVENTION

15 The present invention is proposed to solve the above-mentioned problems, and it is therefore an object of the present invention to provide a DC bias control circuit, an optical receiver, and a DC bias control method capable of reducing the amount of jitter in regenerated data even if a distortion occurs
20 an input signal and therefore the crossing points where the rising and falling edges of two possible waveforms of the signal cross each other are shifted from the mean level of each of the two possible waveforms.

In accordance with an aspect of the present invention,
25 there is provided a DC bias control circuit for controlling a DC bias added to an AC component of an output signal delivered from an amplifier to a data regeneration circuit that regenerates data from the AC component of the output signal from the amplifier based on a predetermined threshold voltage, wherein the DC bias
30 control circuit controls the DC bias based on a HIGH level, a

DC level, and a LOW level of the signal output from the amplifier.

In accordance with another aspect of the present invention, the DC bias control circuit comprises: a HIGH level detector for detecting a HIGH level of the output signal from the amplifier; a DC level detector for detecting a DC level of the output signal from the amplifier; a LOW level detector for detecting a LOW level of the output signal from the amplifier; a first subtracting circuit for determining a first subtraction result by subtracting the DC level from the HIGH level; a second subtracting circuit for determining a second subtraction result by subtracting the LOW level from the DC level; a third subtracting circuit for determining a third subtraction result by subtracting the second subtraction result from the first subtraction result; and a correction circuit for correcting the DC bias by weighting the third subtraction result according to characteristics of the amplifier, and by determining a difference between a level of a crossing point of an eye diagram of the output signal from the amplifier, at which rising and falling edges of pulses included in the output signal from the amplifier cross each other, and the DC level.

In accordance with a further aspect of the present invention, there is provided an optical receiver comprising: a light receiving element for converting an incoming optical signal into an electrical current signal; a preamplifier for converting the electrical current signal which flows through the light receiving element into a voltage signal; and a data regeneration and clock recovery circuit for applying a DC bias to an AC component of the voltage signal from the preamplifier, and for reshaping and regenerating data and recovering a clock from the AC component based on a predetermined threshold voltage,

wherein the optical receiver controls the DC bias based on a HIGH level, a DC level, and a LOW level of the output signal from the preamplifier.

In accordance with another aspect of the present invention,
 5 the optical receiver further comprises: a HIGH level detector for detecting a HIGH level of the output signal from the preamplifier; a DC level detector for detecting a DC level of the output signal from the preamplifier; a LOW level detector for detecting a LOW level of the output signal from the
 10 preamplifier; a first subtracting circuit for determining a first subtraction result by subtracting the DC level from the HIGH level; a second subtracting circuit for determining a second subtraction result by subtracting the LOW level from the DC level; a third subtracting circuit for determining a third subtraction
 15 result by subtracting the second subtraction result from the first subtraction result; and a correction circuit for correcting the DC bias by weighting the third subtraction result according to characteristics of the light receiving element and characteristics of the amplifier, and by determining a difference
 20 between a level of a crossing point of an eye diagram of the output signal from the preamplifier, at which rising and falling edges of pulses included in the output signal from the preamplifier cross each other, and the DC level.

In accordance with a further aspect of the present
 25 invention, there is provided a method of controlling a DC bias added to an AC component of an output signal delivered from an amplifier to a data regeneration circuit that regenerates data from the AC component of the output signal from the amplifier based on a predetermined threshold voltage, the method comprising
 30 the steps of: detecting a HIGH level of the output signal from

the amplifier; detecting a DC level of the output signal from the amplifier; detecting a LOW level of the output signal from the amplifier; determining a first subtraction result by subtracting the DC level from the HIGH level; determining a second subtraction result by subtracting the LOW level from the DC level; 5 determining a third subtraction result by subtracting the second subtraction result from the first subtraction result; and correcting the DC bias by weighting the third subtraction result according to characteristics of the amplifier, and by determining 10 a difference between a level of a crossing point of an eye diagram of the output signal from the amplifier, at which rising and falling edges of pulses included in the output signal from the amplifier cross each other, and the DC level.

Accordingly, the present invention offers an advantage 15 of being able to reduce the amount of jitter in regenerated data.

Further objects and advantages of the present invention will be apparent from the following description of the preferred embodiments of the invention as illustrated in the accompanying drawings.

20

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing the structure of an optical receiver according to a first embodiment of the present invention;

25 Fig. 2 is a circuit diagram showing the structure of a High level detection circuit of the optical receiver according to the first embodiment of the present invention;

Fig. 3 is a circuit diagram showing the structure of a Low level detection circuit of the optical receiver according 30 to the first embodiment of the present invention;

Fig. 4A is a block diagram showing the structure of a circuit including the function of the High level detection circuit and the function of the Low level detection circuit in the optical receiver according to the first embodiment of the present invention;

Fig. 4B is a diagram showing a histogram of sampled values of an analog-to-digital converted output signal of a preamplifier of the optical receiver according to the first embodiment of the present invention;

Fig. 5 is a circuit diagram showing the structure of an example of a DC level detection circuit of the optical receiver according to the first embodiment of the present invention;

Fig. 6 is a circuit diagram showing the structure of another example of the DC level detection circuit of the optical receiver according to the first embodiment of the present invention;

Figs. 7A and 7B are diagrams each showing the waveform of a signal input to a data regeneration and clock recovery circuit of the optical receiver according to the first embodiment of the present invention when an output signal of a preamplifier has a distortion;

Fig. 8 is a diagram showing an example of a weighting correction characteristic of a correction circuit of the optical receiver according to the first embodiment of the present invention;

Fig. 9 is a diagram showing a relationship between the weighting correction characteristic of the correction circuit of the optical receiver according to the first embodiment of the present invention and actual characteristics of a light receiving element and the preamplifier;

Fig. 10 is a diagram showing a relationship between the

weighting correction characteristic of the correction circuit of the optical receiver according to the first embodiment of the present invention and the actual characteristics of the light receiving element and the preamplifier;

5 Fig. 11 is a block diagram showing the structure of a DC bias control circuit according to a second embodiment of the present invention;

Fig. 12 is a block diagram showing the structure of a prior art photoreceiver; and

10 Figs. 13A and 13B are diagrams each showing the waveforms of an input optical signal applied to and data regenerated by a data regeneration and clock recovery circuit of the prior art photoreceiver.

15 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiment 1.

Fig. 1 is a block diagram showing the structure of an optical receiver according to a first embodiment of the present invention. In Fig. 1, a light receiving element 1, a preamplifier 2, a capacitor 3, and an data regeneration and clock recovery circuit 4 have the same structures as those of the prior art optical receiver shown in Fig. 12, respectively. The explanation of those components designated by the same reference numerals will be omitted hereafter. Reference numeral 11 denotes a High level

20 detection circuit for detecting a High level of an output signal output from the preamplifier 2, reference numeral 12 denotes a DC level detection circuit for detecting a DC level of the output signal output from the preamplifier 2, and reference numeral 13 denotes a Low level detection circuit for detecting

25 a Low level of the output signal output from the preamplifier

30

2.

Furthermore, in Fig. 1, reference numeral 14 denotes a subtracting circuit (first subtracting circuit) for determining a first subtraction result by subtracting the DC level of the output signal detected by the DC level detection circuit 12 from the High level of the output signal detected by the High level detection circuit 11, and reference numeral 15 denotes a subtracting circuit (second subtracting circuit) for determining a second subtraction by subtracting the Low level of the output signal detected by the Low level detection circuit 13 from the DC level of the output signal detected by the DC level detection circuit 12.

In addition, in Fig. 1, reference numeral 16 denotes a subtracting circuit (third subtracting circuit) for determining a third subtraction result by subtracting the second subtraction result determined by the subtracting circuit 15 from the first subtraction result determined by the subtracting circuit 14, and reference numeral 17 denotes a correction circuit for weighting the third subtraction result determined by the subtracting circuit 16 according to characteristics of the light receiving element 1 and characteristics of the preamplifier 2, and for determining a difference ΔV between the level of a crossing point (or eye crossing) of an eye diagram of the output signal from the preamplifier 2, at which the rising and falling edges of pulses included in the output signal from the preamplifier 2 cross each other, and the DC level, so as to reduce a DC bias applied to a normal-phase side of an input of the data regeneration and clock recovery circuit 4 by only ΔV .

Fig. 2 is a circuit diagram showing the structure of the High level detection circuit 11. The High level detection

circuit 11 detects the High level of the output signal of the preamplifier 2 by using a half-wave rectification circuit that consists of a capacitor 21, a resistor 22, a diode 23, and a capacitor 24. Fig. 3 is a circuit diagram showing the structure of the Low level detection circuit 13. The Low level detection circuit 13 detects the Low level of the output signal of the preamplifier 2 by using a half-wave rectification circuit that consists of a capacitor 25, a resistor 26, a diode 27, and a capacitor 28.

Fig. 4A is a block diagram showing the structure of a circuit including the function of the High level detection circuit 11 and the function of the Low level detection circuit 13. In the figure, reference numeral 31 denotes an AD conversion circuit for converting the output signal from the preamplifier 2 into an equivalent digital value, reference numeral 32 denotes a control circuit for sampling the converted digital value at predetermined intervals determined by sampling pulses applied thereto, and for acquiring a histogram of sampled values so as to determine the level of the largest number of accumulations as the High level or Low level of the output signal, and reference numeral 33 denotes a memory for accumulating and storing the sampled values on a level-by-level basis under control of the control circuit 32.

Fig. 5 is a circuit diagram showing the structure of an example of the DC level detection circuit 12. The DC level detection circuit 12 includes two resistors 41 and 42 for voltage-dividing the output signal of the preamplifier 2 having a DC level of V_{dc} , and an amplifier 43 for blocking high-frequency components of the voltage-divided output signal and for amplifying low-frequency components of the voltage-divided

output signal.

Fig. 6 is a circuit diagram showing the structure of another example of the DC level detection circuit 12. The DC level detection circuit 12 includes a capacitor 44 for blocking DC components of the output signal of the preamplifier 2 and a resistor 45 connected to a power supply having a DC level of V_{dc} . When using the DC level detection circuit 12 shown in Fig. 6, there is a necessity to use the High level detection circuit 11 shown in Fig. 2 and the Low level detection circuit 13 shown in Fig. 3, they having a common power supply of V_{dc} .

In operation, the light receiving element 1 and the preamplifier 2 shown in Fig. 1 operate in the same way that those of the prior art photo receiver shown in Fig. 12 do. The High level detection circuit 11 shown in Fig. 2 performs half-wave rectification on the output signal of the preamplifier 2 having a DC level of V_{dc} , as can be seen from the waveforms of an input and output of the High level detection circuit 11, so as to detect the High level of the output signal of the preamplifier 2.

Similarly, the Low level detection circuit 13 shown in Fig. 3 performs half-wave rectification on the output signal of the preamplifier 2 having a DC level of V_{dc} , as can be seen from the waveforms of an input and output of the Low level detection circuit 13, so as to detect the Low level of the output signal of the preamplifier 2.

In addition, in the circuit shown in Fig. 4A including the function of the High level detection circuit 11 and the function of the Low level detection circuit 13, the AD conversion circuit 31 converts the output signal from the preamplifier 2 into an equivalent digital value, and the control circuit 32 then samples the converted digital value at predetermined

intervals determined by sampling pulses whose repetition rate is greater than a data transmission rate at which data are transmitted, and accumulates and stores sampled values in the memory 33 on a level-by-level basis. The control circuit 32
 5 acquires a histogram of the sampled values accumulated on a level-by-level basis, as shown in Fig. 4B, so as to determine the level of the largest number of accumulations as the High level or Low level of the output signal of the preamplifier 2.

The DC level detection circuit 12 detects the DC level
 10 of the output signal of the preamplifier 2. In the DC level detection circuit 12 shown in Fig. 5, the output signal from the preamplifier 2 having a DC level of V_{dc} is voltage-divided by the resistors 41 and 42 and is then input to the amplifier 43. Assuming that the resistors 41 and 42 have resistance values
 15 R_1 and R_2 , respectively, the voltage-divided DC level V_0 is given by the following equation (1).

$$V_0 = V_{dc} \times R_2 / (R_1 + R_2) \quad (1)$$

20 The voltage-divided DC level V_0 is then input to the amplifier 43. The amplifier 43 blocks high-frequency components and amplifies low-frequency components, and has a gain G set to $(R_1 + R_2) / R_2$. Therefore, the output of the amplifier 43 has a voltage V_1 given by the following equation (2).

25

$$V_1 = V_0 \times G = V_0 \times (R_1 + R_2) / R_2 \quad (2)$$

Substituting the above-mentioned equation (1) into the above-mentioned equation (2) yields the output voltage V_1 of
 30 the amplifier 43 given by the following equation (3).

$$\begin{aligned}
 V1 &= V0 \times (R1+R2) / R2 \\
 &= Vdc \times (R2 / (R1+R2)) \times ((R1+R2) / R2) \\
 &= Vdc
 \end{aligned}
 \tag{3}$$

5

In other words, the DC level Vdc of the output signal of the preamplifier 2 is detected.

In the DC level detection circuit 12 shown in Fig. 6, the capacitor 44 blocks the DC level from the preamplifier 2, and a DC level Vdc newly given by a power supply is output from the DC level detection circuit 12 to the subtracting circuits 14 and 15, just as it is. The DC level Vdc from the power supply is equal to the power supply Vdc of the High level detection circuit 11 shown in Fig. 2 and is also equal to the power supply Vdc of the Low level detection circuit 13 shown in Fig. 3.

In Fig. 1, the subtracting circuit 14 subtracts the DC level detected by the DC level detection circuit 12 from the High level detected by the High level detection circuit 1 so as to calculate a voltage difference ΔV_{high} between the High level and the DC level, which is the first subtraction result. The subtracting circuit 15 subtracts the Low level detected by the Low level detection circuit 13 from the DC level detected by the DC level detection circuit 12 so as to calculate a voltage difference ΔV_{low} between the DC level and the Low level, which is the second subtraction result. The subtracting circuit 16 subtracts ΔV_{low} which is the second subtraction result from ΔV_{high} which is the first subtraction result so as to calculate $(\Delta V_{high} - \Delta V_{low})$, which is the third subtraction result.

The correction circuit 17 weights $(\Delta V_{high} - \Delta V_{low})$ which is the third subtraction result from the subtracting circuit

16 according to input/output characteristics of the light
 receiving element 1 and input/output characteristics of the
 preamplifier 2. The correction circuit 17 then determines a
 difference ΔV between the level of the crossing point of an
 5 eye diagram of the input wave applied to the data regeneration
 and clock recovery circuit 4, at which the rising and falling
 edges of pulses included in the input wave cross each other,
 and the DC level, so as to reduce the DC bias applied to the
 normal-phase side of the input of the data regeneration and clock
 10 recovery circuit 4 by only ΔV . Thus, the level of the crossing
 point of the eye diagram, at which the rising and falling edges
 of pulses included in the input wave applied to the data
 regeneration and clock recovery circuit 4 cross each other, can
 be matched with the threshold voltage, or the difference between
 15 the level of the crossing point and the threshold voltage can
 be reduced.

Figs. 7A and 7B are diagrams each showing the waveform
 of the input of the data regeneration and clock recovery circuit
 4 when the output signal of the preamplifier 2 has a distortion.
 20 Fig. 7A shows the waveform of the input without correction of
 the DC bias, and Fig. 7B shows the waveform of the input with
 correction of the DC bias. When no correction is performed on
 the DC bias, since there is a difference ΔV between the level
 of the crossing point and the DC level (i.e. threshold voltage),
 25 as shown in Fig. 7A, jitter occurs in the data output from the
 data regeneration and clock recovery circuit 4, as in the prior
 art case of Fig. 13B.

On the other hand, as shown in Fig. 7B, the correction
 circuit 17 can reduce the DC bias applied to the normal-phase
 30 side of the input of the data regeneration and clock recovery

circuit 4 by only ΔV so as to make the level of the crossing point of the eye diagram of the input wave match with the threshold voltage. Therefore, when a waveform 111 is input to the data regeneration and clock recovery circuit 4, data having a waveform 113 is regenerated by the data regeneration and clock recovery circuit 4. On the other hand, when a waveform 112 is input to the data regeneration and clock recovery circuit 4, data having a waveform 114 is regenerated by the data regeneration and clock recovery circuit 4. As a result, the rising and falling edges of the regenerated data waveform 113 coincide with the falling and rising edges of the regenerated data waveform 114, respectively, and therefore a time difference Δt does not occur between them and no jitter occurs in the regenerated data.

Next, a description will be made as to the weighting which is performed on $(\Delta V_{\text{high}} - \Delta V_{\text{low}})$ according to the input/output characteristics of the light receiving element 1 and the input/output characteristics of the preamplifier 2. Fig. 8 is a diagram showing an example of a weighting correction characteristic of the correction circuit 17, and shows a relationship between $(\Delta V_{\text{high}} - \Delta V_{\text{low}})$ and (the level of the crossing point-DC level = ΔV) when the output signal of the preamplifier 2 has a distortion. In Fig. 8, a region in the positive horizontal axis shows a correction characteristic when the output signal of the preamplifier 2 has a distortion and the level of the crossing point of the eye diagram of the input wave is shifted downwardly, i.e., decreased, and another region in the negative horizontal axis shows a correction characteristic when the output signal of the preamplifier 2 has a distortion and the level of the crossing point of the eye diagram of the input wave is shifted upwardly, i.e., increased.

In the correction characteristic shown in Fig. 8, it is assumed that the duration of each 1-bit data is 400psec, the amplitude of the input wave which is equal to the difference between the High level and the Low level is 400mV, and the rise time and fall time of the input wave are always constant and are 80psec. Furthermore, in Fig. 8, $(\Delta V_{\text{high}} - \Delta V_{\text{low}})$ in the horizontal axis is proportional with (the level of the crossing point - DC level = ΔV) in the vertical axis. $(\Delta V_{\text{high}} - \Delta V_{\text{low}})$, which is the third subtraction result from the subtracting circuit 16, is multiplied by a constant value (in this case, -0.75) and the multiplication result is output as ΔV from the correction circuit 17. The DC bias is decreased by only ΔV so that the level of the crossing point is made to match with the threshold voltage of the data regeneration and clock recovery circuit 4.

Fig. 9 is a diagram showing a relationship between the weighting correction characteristic of the correction circuit 17 and $(\Delta V_{\text{high}} - \Delta V_{\text{low}}) - (\text{the level of the crossing point} - \text{DC level} = \Delta V)$ characteristic of the input wave actually output from the preamplifier 2, which is associated with the characteristics of the light receiving element 1 of the characteristics of the preamplifier 2. In the figure, reference numeral 201 shows a plot representing an example of the characteristic of the input wave actually output from the preamplifier 2, and reference numeral 202 shows a plot representing the weighting correction characteristic of the correction circuit 17 which is the same as that shown in Fig. 8. As shown in Fig. 9, although $(\Delta V_{\text{high}} - \Delta V_{\text{low}})$ is not proportional with (the level of the crossing point - DC level = ΔV) in the characteristic of the input wave actually output

from the preamplifier 2, the difference between the level of the crossing point and the threshold voltage can be reduced by determining ΔV according to the weighting correction characteristic plot 211 that approximate the characteristic of the input wave actually output from the preamplifier 2, and therefore the jitter characteristic of the data regenerated when the output signal from the preamplifier 2 has a distortion can be improved.

Fig. 10 is a diagram showing another example of the relationship between the weighting correction characteristic of the correction circuit 17 and $(\Delta V_{\text{high}} - \Delta V_{\text{low}})$ - (the level of the crossing point - DC level = ΔV) characteristic of the input wave actually output from the preamplifier 2, which is associated with the characteristics of the light receiving element 1 of the characteristics of the preamplifier 2. In the figure, reference numeral 201 shows a plot representing an example of the characteristic of the input wave actually output from the preamplifier 2, reference numeral 211 shows a plot representing the weighting correction characteristic of the correction circuit 17 which is the same as that shown in Fig. 8, and reference numeral 212 shows a plot representing another weighting correction characteristic of the correction circuit 17.

As shown in Fig. 10, although $(\Delta V_{\text{high}} - \Delta V_{\text{low}})$ is not proportional with (the level of the crossing point - DC level = ΔV) in the characteristic of the input wave actually output from the preamplifier 2, the difference between the level of the crossing point and the threshold voltage can be reduced by determining ΔV according to the weighting correction characteristic plots 211 and 212 that approximate the

characteristic of the input wave actually output from the preamplifier 2 (that is, the weighting correction characteristic plot 212 is used in the region in the positive horizontal axis, whereas the other weighting correction characteristics plot 211 is used in the region in the negative horizontal axis) and therefore the jitter characteristic of the data regenerated when the output signal from the preamplifier 2 has a distortion can be improved.

Thus, the best weighting correction characteristic plot is used according to the characteristics of the light receiving element 1 and the characteristics of the preamplifier 2. Furthermore, since $(\Delta V_{\text{high}} - \Delta V_{\text{low}})$ and (the level of the crossing point - the DC level) change in proportional with the amplitude of the input wave, respectively, even when the amplitude of the input wave changes, the ratio of $(\Delta V_{\text{high}} - \Delta V_{\text{low}})$ and (the level of the crossing point - the DC level) is kept constant regardless of changes in the amplitude of the input wave. Therefore, the improvement of the jitter characteristics can be obtained regardless of the amplitude of the input wave if weighting correction characteristics as shown in Figs. 8 to 10 are provided, for example, according to the characteristics of the light receiving element 1 and the characteristics of the preamplifier 2.

As mentioned above, in accordance with the first embodiment, the optical receiver detects a HIGH level, a DC level, and a LOW level of an output signal from a preamplifier 2, determines a first subtraction result by subtracting the DC level from the HIGH level, determines a second subtraction result by subtracting the LOW level from the DC level, determines a third subtraction result by subtracting the second subtraction result from the

first subtraction result, and corrects a DC bias by weighting the third subtraction result according to characteristics of a light receiving element 1 and characteristics of the preamplifier 2, so that the level of a crossing point of an eye diagram of the output signal from the preamplifier, at which the rising and falling edges of pluses included in the output signal cross each other, is made to match with or be close to a threshold voltage, even though the input signal has a distortion and the level of the crossing point is shifted from the mean level of the input waveform. Accordingly, the present embodiment offers an advantage of being able to reduce the amount of jitter in regenerated data.

Embodiment 2.

In the above-mentioned first embodiment, the optical receiver that regenerates data and recovers a clock from an incoming optical signal is explained. The present invention is also applicable to a DC bias control circuit for use with a data regeneration circuit that receives an electrical signal which is similar to an optical signal and that regenerates data from the electrical signal.

Fig. 11 is a block diagram showing the structure of a DC bias control circuit according to a second embodiment of the present invention. In Fig. 11, reference numeral 2a denotes an amplifier for amplifying a signal applied thereto, reference numeral 4a denotes a data regeneration circuit for regenerating data from an output signal of the amplifier 2a based on a predetermined threshold voltage, and reference numeral 17a denotes a correction circuit for weighting a third subtraction result determined by a subtracting circuit 16 according to

characteristics of the amplifier 2a, and for determining a difference ΔV between the level of a crossing point of an eye diagram of the output signal from the amplifier 2a, at which the rising and falling edges of pluses included in the output
 5 signal cross each other, and a DC level, so as to reduce a DC bias applied to a normal-phase side of an input of the data regeneration circuit 4a by only ΔV .

Furthermore, in Fig. 11, reference numeral 18 denotes the DC bias control circuit for controlling the DC bias of the signal
 10 input to the data regeneration circuit 4a according to the signal output from the amplifier 2a. The DC bias control circuit includes a High level detection circuit 11, a DC level detection circuit 12, a Low level detection circuit 13, a subtracting circuit 14, a subtracting circuit 15, the subtracting circuit
 15 16, and the correction circuit 17a. The other structure of the DC bias control circuit is the same as that of the photo receiver of the first embodiment shown in Fig. 1, and the explanation of the same components designated by the same reference numerals will be omitted hereafter.

20 In operation, the High level detection circuit 11, the DC level detection circuit 12, and the Low level detection circuit 13 detect the High level, the DC level, and the Low level of the output signal of the amplifier 2a, respectively, like those of the photo receiver of the first embodiment. Furthermore,
 25 the subtracting circuit 14, the subtracting circuit 15, and the subtracting circuit 16 also determine the first subtraction result, the second subtraction result, and the third subtraction result, respectively, like those of the photo receiver of the first embodiment.

30 The correction circuit 17a weights $(\Delta V_{\text{high}} - \Delta V_{\text{low}})$ which

is the third subtraction result determined by the subtracting circuit 16 according to the input/output characteristics of the amplifier 2a, and then determines the difference ΔV between the level of the crossing point of the eye diagram of the output signal from the amplifier 2a, at which the rising and falling edges of pluses included in the output signal cross each other, and the DC level, so as to reduce the DC bias applied to the normal-phase side of the input of the data regeneration circuit 4a by only ΔV . Thus, the level of the crossing point of the eye diagram of the output signal from the amplifier 2a, at which the rising and falling edges of pluses included in the output signal cross each other, can be matched with the threshold voltage, or the difference between the level of the crossing point and the threshold voltage can be reduced.

As mentioned above, in accordance with the second embodiment, the DC bias control circuit detects a HIGH level, a DC level, and a LOW level of an output signal from an amplifier 2a, determines a first subtraction result by subtracting the DC level from the HIGH level, determines a second subtraction result by subtracting the LOW level from the DC level, determines a third subtraction result by subtracting the second subtraction result from the first subtraction result, and corrects a DC bias by weighting the third subtraction result according to characteristics of the amplifier 2a, so that the level of a crossing point of an eye diagram of the output signal from the amplifier, at which the rising and falling edges of pluses included in the output signal cross each other, is made to match with or be close to a threshold voltage of a data regeneration circuit 4a, even though the input signal has a distortion and the level of the crossing point is shifted from the mean level

of the input waveform. Accordingly, the present embodiment offers an advantage of being able to reduce the amount of jitter in regenerated data.

Many widely different embodiments of the present invention
5 may be constructed without departing from the spirit and scope of the present invention. It should be understood that the present invention is not limited to the specific embodiments described in the specification, except as defined in the appended claims.

10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995